Synthesis and Ngdbuild Report
synthesis: version Diamond (64-bit) 3.13.0.56.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp. All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc. All rights reserved.
Copyright (c) 2001 Agere Systems All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation, All rights reserved.
Thu Oct 24 20:15:58 2024
Command Line: synthesis -f Kurs28_impl1_lattice.synproj -gui -msgset C:/Lattice/Kurs28/promote.xml
Synthesis options:
The -a option is MachXO2.
The -s option is 5.
The -t option is TQFP100.
The -d option is LCMXO2-1200HC.
Using package TQFP100.
Using performance grade 5.
##########################################################
### Lattice Family : MachXO2
### Device : LCMXO2-1200HC
### Package : TQFP100
### Speed : 5
##########################################################
INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
Top-level module name = top.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1
Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO
Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Lattice/Kurs28 (searchpath added)
-p C:/lscc/diamond/3.13/ispfpga/xo2c00/data (searchpath added)
-p C:/Lattice/Kurs28/impl1 (searchpath added)
-p C:/Lattice/Kurs28 (searchpath added)
Verilog design file = C:/Lattice/Kurs28/impl1/source/top.v
Verilog design file = C:/Lattice/Kurs28/impl1/source/slave_spi.v
Verilog design file = C:/Lattice/Kurs28/impl1/source/synchronizer.v
Verilog design file = C:/Lattice/Kurs28/impl1/source/edge_detector.v
Verilog design file = C:/Lattice/Kurs28/impl1/source/ram_pdp.v
Verilog design file = C:/Lattice/Kurs28/impl1/source/vga.v
NGD file = Kurs28_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...
Analyzing Verilog file C:/lscc/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file c:/lattice/kurs28/impl1/source/top.v. VERI-1482
Analyzing Verilog file c:/lattice/kurs28/impl1/source/slave_spi.v. VERI-1482
Analyzing Verilog file c:/lattice/kurs28/impl1/source/synchronizer.v. VERI-1482
Analyzing Verilog file c:/lattice/kurs28/impl1/source/edge_detector.v. VERI-1482
Analyzing Verilog file c:/lattice/kurs28/impl1/source/ram_pdp.v. VERI-1482
Analyzing Verilog file c:/lattice/kurs28/impl1/source/vga.v. VERI-1482
Analyzing Verilog file C:/lscc/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Top module name (Verilog): top
INFO - synthesis: c:/lattice/kurs28/impl1/source/top.v(4): compiling module top. VERI-1018
INFO - synthesis: c:/lattice/kurs28/impl1/source/slave_spi.v(5): compiling module SlaveSPI. VERI-1018
INFO - synthesis: c:/lattice/kurs28/impl1/source/synchronizer.v(4): compiling module Synchronizer(WIDTH=3). VERI-1018
INFO - synthesis: c:/lattice/kurs28/impl1/source/edge_detector.v(4): compiling module EdgeDetector. VERI-1018
INFO - synthesis: c:/lattice/kurs28/impl1/source/synchronizer.v(4): compiling module Synchronizer. VERI-1018
INFO - synthesis: c:/lattice/kurs28/impl1/source/ram_pdp.v(4): compiling module PseudoDualPortRAM(ADDRESS_WIDTH=11,MEMORY_DEPTH=1536). VERI-1018
INFO - synthesis: c:/lattice/kurs28/impl1/source/vga.v(4): compiling module VGA. VERI-1018
WARNING - synthesis: c:/lattice/kurs28/impl1/source/vga.v(83): expression size 32 truncated to fit in target size 11. VERI-1209
Loading NGL library 'C:/lscc/diamond/3.13/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.13/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.13/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.13/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c1200.nph' in environment: C:/lscc/diamond/3.13/ispfpga.
Package Status: Final Version 1.44.
Top-level module name = top.
######## Found 1 RTL RAMs in the design.
######## Mapping RTL RAM \BitmapRAM/Memory to 2 EBR blocks in PSEUDO_DUAL_PORT Mode
GSR instance connected to net Reset_c.
Applying 200.000000 MHz constraint to all clocks
WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in top_drc.log.
Loading NGL library 'C:/lscc/diamond/3.13/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.13/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.13/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.13/ispfpga/or5g00/data/orc5glib.ngl'...
All blocks are expanded and NGD expansion is successful.
Writing NGD file Kurs28_impl1.ngd.
################### Begin Area Report (top)######################
Number of register bits => 78 of 1520 (5 % )
CCU2D => 26
DP8KC => 2
FD1P3AX => 8
FD1P3AY => 2
FD1P3IX => 42
FD1S3AX => 12
FD1S3IX => 14
GSR => 1
IB => 6
L6MUX21 => 3
LUT4 => 66
OB => 5
PFUMX => 5
################### End Area Report ##################
################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################
################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
Net : Clock_c, loads : 82
Clock Enable Nets
Number of Clock Enables: 8
Top 8 highest fanout Clock Enables:
Net : VGA_inst/Clock_c_enable_50, loads : 23
Net : VGA_inst/Clock_c_enable_52, loads : 18
Net : VGA_inst/Clock_c_enable_30, loads : 11
Net : VGA_inst/Clock_c_enable_25, loads : 3
Net : VGA_inst/Clock_c_enable_12, loads : 1
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
Net : VGA_inst/Clock_c_enable_50, loads : 23
Net : VGA_inst/Clock_c_enable_52, loads : 18
Net : VGA_inst/Clock_c_enable_30, loads : 11
Net : VGA_inst/n438, loads : 10
Net : SlaveSPI_inst/EdgeDetectorCS/Clock_c_enable_42, loads : 9
Net : SlaveSPI_inst/EdgeDetectorCS/n1101, loads : 9
Net : VGA_inst/HCounter_7, loads : 8
Net : BitmapRAM/n249, loads : 7
Net : SlaveSPI_inst/EdgeDetectorSCK/Clock_c_enable_49, loads : 7
Net : VGA_inst/HCounter_1, loads : 7
################### End Clock Report ##################
Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint | Constraint| Actual|Levels
--------------------------------------------------------------------------------
| | |
create_clock -period 5.000000 -name | | |
clk0 [get_nets Clock_c] | 200.000 MHz| 102.323 MHz| 6 *
| | |
--------------------------------------------------------------------------------
1 constraints not met.
Peak Memory Usage: 55.777 MB
--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.094 secs
--------------------------------------------------------------