Lattice Mapping Report File for Design Module 'top'



Design Information

Command line:   map -a MachXO2 -p LCMXO2-1200HC -t TQFP100 -s 4 -oc Commercial
     Kurs06_impl1.ngd -o Kurs06_impl1_map.ncd -pr Kurs06_impl1.prf -mp
     Kurs06_impl1.mrp -lpf D:/Lattice/Kurs06/impl1/Kurs06_impl1.lpf -lpf
     D:/Lattice/Kurs06/Kurs06.lpf -c 0 -gui -msgset
     D:/Lattice/Kurs06/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-1200HCTQFP100
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.12.1.454
Mapped on:  12/31/22  10:22:26


Design Summary
   Number of registers:     16 out of  1520 (1%)
      PFU registers:           16 out of  1280 (1%)
      PIO registers:            0 out of   240 (0%)
   Number of SLICEs:        14 out of   640 (2%)
      SLICEs as Logic/ROM:     14 out of   640 (2%)
      SLICEs as RAM:            0 out of   480 (0%)
      SLICEs as Carry:          0 out of   640 (0%)
   Number of LUT4s:         28 out of  1280 (2%)
      Number used as logic LUTs:         28
      Number used as distributed RAM:     0
      Number used as ripple logic:        0
      Number used as shift registers:     0
   Number of PIO sites used: 10 + 4(JTAG) out of 80 (18%)
   Number of block RAMs:  0 out of 7 (0%)
   Number of GSRs:        1 out of 1 (100%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : Yes
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 4 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 1 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  1
     Net Clock14MHz: 10 loads, 10 rising, 0 falling (Driver: OSCH_inst )
   Number of Clock Enables:  2
     Net DebounceDown/Clock14MHz_enable_1: 1 loads, 1 LSLICEs

     Net DebounceUp/Clock14MHz_enable_2: 1 loads, 1 LSLICEs
   Number of LSRs:  2
     Net DebounceDown/n189: 2 loads, 2 LSLICEs
     Net DebounceUp/n187: 2 loads, 2 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net CountValue_0: 10 loads
     Net CountValue_1: 9 loads
     Net CountValue_2: 9 loads
     Net CountValue_3: 8 loads
     Net DebounceDown/Counter_0: 5 loads
     Net DebounceDown/Counter_1: 5 loads
     Net DebounceUp/Counter_0: 5 loads
     Net DebounceUp/Counter_1: 5 loads
     Net ButtonDownFiltered: 4 loads
     Net DebounceDown/Counter_2: 4 loads




   Number of warnings:  0
   Number of errors:    0
     




Design Errors/Warnings

   No errors or warnings present.



IO (PIO) Attributes

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| Segments[3]         | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Segments[0]         | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Segments[1]         | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Segments[4]         | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Segments[5]         | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Segments[6]         | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Segments[2]         | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| Reset               | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| ButtonUp            | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| ButtonDown          | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+




Removed logic

Block i361 undriven or does not drive anything - clipped.
Signal GND_net undriven or does not drive anything - clipped.
Signal VCC_net undriven or does not drive anything - clipped.
Block i1 was optimized away.

     

OSC Summary
-----------

OSC 1:                                     Pin/Node Value
  OSC Instance Name:                                OSCH_inst
  OSC Type:                                         OSCH
  STDBY Input:                                      NONE
  OSC Output:                              NODE     Clock14MHz
  OSC Nominal Frequency (MHz):                      14.00



ASIC Components
---------------

Instance Name: OSCH_inst
         Type: OSCH



GSR Usage
---------

GSR Component:
   The Global Set Reset (GSR) resource has been used to implement a global reset
        of the design. The reset signal used for GSR control is 'Reset_c'.
        

     GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.
        

     Components with synchronous local reset also reset by asynchronous GSR
----------------------------------------------------------------------

     These components have the GSR property set to ENABLED and the local reset
     is synchronous. The components will respond to the synchronous local reset
     and to the unrelated asynchronous reset signal 'Reset_c' via the GSR
     component.

     Type and number of components of the type: 
   Register = 8 

     Type and instance name of component: 
   Register : DebounceDown/Counter_52__i3
   Register : DebounceDown/Counter_52__i0
   Register : DebounceDown/Counter_52__i2
   Register : DebounceDown/Counter_52__i1
   Register : DebounceUp/Counter_50__i2

   Register : DebounceUp/Counter_50__i1
   Register : DebounceUp/Counter_50__i0
   Register : DebounceUp/Counter_50__i3



Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 39 MB
        
















































Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights
     reserved.